Abstract-This brief analyzes the jitter as well as the power dissipation of phase-locked loops (PLLs). It aims at defining a benchmark figure-of-merit (FOM) that is compatible with the well-known FOM for oscillators but now extended to an entire PLL. The phase noise that is generated by the thermal noise in the oscillator and loop components is calculated. The power dissipation is estimated, focusing on the required dynamic power. The absolute PLL output jitter is calculated, and the optimum PLL bandwidth that gives minimum jitter is derived. It is shown that, with a steep enough input reference clock, this minimum jitter is independent of the reference frequency and output frequency for a given PLL power budget. Based on these insights, a benchmark FOM for PLL designs is proposed.
I. INTRODUCTION
P HASE-LOCKED loops (PLLs) are commonly used in almost every electronic system that needs timing of some kind, which is in the form of a clock or reference frequency. The timing jitter or phase noise of the PLL output is generally used as the main quality criterion. This brief aims at defining a benchmark figure-of-merit (FOM) to evaluate the PLL jitter performance in relation to the consumed power. A FOM can be instrumental for comparing designs, in a similar way as for analog-to-digital converters (ADCs) [1] or voltage-controlled oscillators (VCOs) [2] , [3] , and can stimulate the development of power-efficient high-performance PLLs.
To date, many different PLL architectures have been developed [4] , [5] . However, the core of most PLLs is the same, i.e., the "classical PLL" architecture, as shown in Fig. 1(a) . It consists of a VCO that is locked to a reference clock by a feedback loop with the following "loop components": a phase detector/charge pump (PD/CP), a loop filter (LF), and a frequency divider that divides by N . The VCO and the loop components all add noise and contribute to jitter at the PLL output.
The PLL jitter has been the topic of numerous studies [6] - [9] . Different from previous works, this brief focuses on finding a systematic relation between the PLL jitter and key design parameters like the reference frequency, output frequency, loop bandwidth, and power consumption. As changing these parameters largely affects the timing error in a systematic way, it makes sense to define a benchmark FOM that normalizes for this systematic dependency. This makes it possible to compare PLLs that are designed for different applications and get an indication of their relative merits. This brief is arranged as follows. Section II analyzes the phase noise of the classical PLL. Section III estimates the noise contribution and power consumption of the VCO, and Section IV does this for the loop components. Section V discusses the PLL output jitter and how it can be optimized. Based on the insights developed, a benchmark FOM for PLL designs is proposed. Section VI draws the conclusions.
II. CLASSICAL PLL PHASE NOISE
A linear phase-domain model for the classical PLL is shown in Fig. 1(b) , where K d is the PD/CP detection gain, F LF (s) is the loop filter transimpedance transfer function, and K VCO is the VCO tuning gain. Various noise sources are also shown. Similar to [7] and [8] , we focus on the fundamental limitations due to the thermal noise that normally dominates the jitter and neglects the 1/f noise. Therefore, the VCO phase noise has a 1/f 2 shape due to the integration of white noise, whereas the spectrum of the other noise sources is flat. The noise transfer function from the VCO to the PLL output can be calculated as 
where the phase noise is expressed with the often used singlesideband noise power to carrier power ratio L, which is half of the power spectral density S. In (2), we neglected the loop filter noise S v,LF since it can be made negligible without adding power by either properly sizing the filter components [10] or lowering K VCO by design [11] . The reference clock is commonly generated by crystal oscillators whose phase noise is usually also negligible. The reference phase noise S φ,ref is mainly contributed by reference dividers or reference buffers. The noise transfer function from the (divider input referred) loop phase noise to the PLL output can easily be calculated as
Comparing (1) and (3), the VCO phase noise is high-pass filtered, whereas the loop phase noise is low-pass filtered. Moreover, the 3-dB bandwidth for the two transfer functions is the same and determined by G(s). We define their 3-dB bandwidth as the PLL bandwidth f c . Fig. 2 shows the overall PLL output phase noise when a first-order low-pass loop filter is used. The loop phase noise is also referred to as PLL in-band phase noise since it dominates when the offset frequency f m < f c .
III. VCO PHASE NOISE AND BENCHMARKING
The VCO phase noise has been the topic of numerous studies [3] , [12] . It is found that the phase noise of a VCO is often systematically dependent on design parameters like oscillation frequency f VCO , power dissipation P VCO , and offset frequency f m , at which the phase noise is measured. To compare the quality of VCO designs, the following benchmark FOM [2] , [3] is widely used:
The unit of FOM VCO is dBc/Hz (L times a dimensionless factor). A smaller FOM VCO corresponds to a better VCO design. 2 The VCO phase noise can thus be expressed using FOM VCO as
IV. LOOP PHASE NOISE AND BENCHMARKING
In [13] , Banerjee found that the (in-band) loop phase noise is related to N and the frequency of the reference clock (which was measured at the PD input) f ref as
He proposed a normalized phase noise floor P N 1 Hz to benchmark the quality of a loop design, i.e.,
The Banerjee model was applied to a wide range of PLLs in the industry and was supported by measurement results [13] . However, the theoretical basis for (6) is not clear in [13] . Moreover, (7) does not suffice as a benchmark FOM for the PLL loop since it does not take into account the power consumption. The analysis hereinafter addresses these issues.
To analyze the loop phase noise, we assume that the popular three-state PD/CP, as shown in Fig. 3(a) , is used. In divider designs, synchronization is often used to minimize the divider noise, as shown in Fig. 3(b) . The only noise source of the divider is then the retiming D-FlipFlop (DFF). The divide-by-N block only acts as an edge selector and does not contribute to noise. Its power consumption can thus be progressively scaled down [14] . As we aim to model the power needed to meet a certain phase noise/jitter requirement, we will subsequently ignore the divide-by-N block and only model the power of the retiming DFF. 
The output jitter of circuits like DFFs or inverters is related to the output noise voltage v 2 n and the slope of the output voltage at its zero crossing SL out as [14] , [15] 
where F n is the noise factor, and C out is the capacitance at the output node. In the analysis below, we assume that the slope of the circuit input SL in is big enough and does not limit SL out . Thus, (9) calculates the minimum achievable jitter of the circuit. The minimum power consumed by a circuit is the dynamic power, which can be calculated as
where C tot is the total capacitance of the circuit.
Combining (9) and (10), we get
To minimize the output jitter, designers can optimize the circuit by choosing the relative sizes of components, e.g., to maximize SL out . Once this optimization has been done, the jitter can always be reduced on a system level via admittance level scaling [16] . Admittance level scaling puts n identical circuits in parallel. As a result, the power consumption is n times higher and v 2 n is n times lower while the voltage slope at every node does not change [16] . Thus, C tot /C out as well as F n remains the same as all the node admittances scale together. Therefore, on the system level, we can treat the bracketed part in (11) as a design-dependent constant and get
For the loop noise contributions S φ,div , S φ,ref , and S φ,PD , we can conclude with (8) and (12) that
B. Phase Noise Due to the CP
Different from the circuits in Section IV-A, the CP outputs current/charge instead of crossing moments. Assuming for simplicity that the CP up and down current sources have the same properties, the power spectral density of the (thermal) noise current generated by the CP is
where γ and V eff,CP are, respectively, the noise factor and the effective gate voltage of the transistors in the current sources, I CP is the CP current, α is the transistor model parameter that is equal to 2 for the square-law model, and αI/V eff represents the transconductance g m . In steady state, the CP is switched on only for a fraction of time τ PD of each period T ref to avoid the dead zone. The equivalent CP (thermal) noise current can be calculated as [9] 
The minimum power needed by a CP is related to the charge delivered in steady state
For a three-state PD/CP, it is well known that
With (14)- (16) and some manipulations, we get
where the bracketed part is treated as a design-and processdependent constant.
C. Loop Phase Noise Benchmarking
When admittance level scaling is applied to the whole loop, the relative power contribution of each block is kept the same since all the blocks equally scale. Based on (2), (13) , and (17) and the previously mentioned assumptions, we can conclude that
where P loop is the power consumption of the PLL loop as a whole, excluding the VCO. Note that we assumed dynamic power consumption, i.e., P loop scales with f ref , so (18) shows the same proportionality as the Banerjee model in (6) . In addition to (6), (18) also takes into account the power dissipation. For a given f out , using a larger f ref not only reduces the (in-band) loop phase noise but also increases the power consumption.
Based on (18), we propose to define a benchmark FOM for PLL loop designs as
where f out and P loop are normalized to 1 Hz and 1 mW, respectively, so that the unit of FOM loop is dBc/Hz, which is the same as for FOM VCO . A smaller FOM loop corresponds to a better loop design. The loop phase noise can now be expressed with FOM loop as
V. PLL JITTER AND BENCHMARKING
A. PLL Output Jitter
Jitter can be characterized in several different ways [6] . This brief chooses to use absolute jitter as it is often used in the PLL design literature. The relation with other jitter measures can be found in [6] . The variance of the long-term PLL absolute jitter is related to the phase noise as
The PLL output jitter variance σ 2 t,PLL is the sum of the jitter variance caused by the VCO σ 2 t,VCO and the loop σ 2 t,loop . The jitter variance due to the VCO can be calculated as
The value of (22) 
Substituting (23) into (22) yields
Since the VCO phase noise has a 1/f 2 shape, the VCO phase noise can also be expressed as
where L VCO (f r ) is the VCO phase noise measured at a certain offset frequency f r . We can then rewrite (24) as
Substituting (1) into (26) and using s = j2πf yields
Using a similar analysis as for the VCO, the PLL output jitter variance due to the loop can be calculated as
B. PLL Jitter Optimization
It is clear from (27) and (28) that a larger value of f c will lower the output jitter due to the VCO while raising the jitter contribution of the loop. The optimum PLL bandwidth f c,opt that gives the minimum PLL output jitter can be calculated with (27) and (28) as
(29) Given f c,opt , the minimum PLL output jitter variance σ
where the VCO and the loop phase noise are represented with FOM VCO and FOM loop by using (5) and (20). Substituting f c,opt into (27) and (28), it can be shown that σ (25), it can be shown that L VCO (f c,opt ) ≈ L loop , which means that f c,opt is approximately where the spectrum of the VCO and the loop noise intersects. These conclusions are similar to the conclusions drawn in [5] .
For a given PLL power budget P PLL , it is easy to show that the minimum value of (30) occurs when P loop = P VCO = P PLL /2, when the other conditions are kept the same. This means that the VCO and the loop components consume equal power in an optimized PLL design. With this observation, the minimum PLL jitter variance in (30) evolutes to
It should be noted that the optimal PLL bandwidth for minimum jitter may not meet the stability or locking time requirements, and spending equal power on the loop and the VCO may also have practical difficulties. However, they are still the theoretical optimum under the conditions mentioned. Practically, they provide designers the directions for PLL jitter and power optimization.
C. PLL Benchmarking and Discussion
In (31), the first bracketed part is a constant that is determined by the quality of the VCO and loop design. The second bracketed part, i.e., the integration, is related to the phase margin of the loop transfer function. The optimum phase margin for minimum jitter is different for different PLL types and orders [8] . For example, the phase margin in a second-order type-II PLL is preferred to be large [8] . When the phase margin is close to 90
• , the value of the integration is about 0.25, and we get When the integration part in (31) is treated as a (PLL type and order dependent) constant, we can conclude that
We can see that when a PLL design is optimized, i.e., when (31) holds (equal loop and VCO power, and optimal PLL bandwidth), the minimum PLL jitter is independent of f ref 4 and f out , given a fixed PLL power budget. Note that for a higher f out , the loop and VCO phase noise is higher according to (5) and (20). However, the output clock period is smaller with a higher f out . When the phase noise is converted to jitter using (21), these two factors cancel out. A similar observation was also made in [18] . Based on (33), we define a PLL benchmark FOM as FOM PLL = 10 log σ t,PLL 1s
The unit of FOM PLL is decibels. A smaller FOM PLL corresponds to a better PLL design.
Comparing (31) and (34), we can see that
Therefore, the design quality of the loop and VCO is equally important. This is intuitive since the loop and the VCO have equal contribution to both power and jitter in an optimized PLL design.
With the defined PLL FOM, different PLL designs can be compared by using a single number. Fig. 4 shows the performance of some PLL designs in the recent years' International Solid State Circuits Conference (ISSCC) along with the FOM PLL lines. We can see that the FOM PLL improves over the years, as we would expect for a conference that claims to present the state-of-the-art work. The state-of-the-art FOM PLL is close to −240 dB.
VI. CONCLUSION
The phase noise and the power consumption of the VCO and loop components in a classical PLL have been analyzed. 4 Note that we assumed a steep enough input clock. If the reference input is a low-frequency sine wave, then SL in is low and limits SLout. In that case, SLout is typically proportional to SL in . Increasing f ref then could reduce the jitter.
A benchmark FOM for loop designs (FOM loop ) has been proposed, complementary to the existing VCO FOM. The absolute PLL output jitter has been calculated, and an expression for the minimum jitter has been derived. It has been shown that, to minimize the output jitter for a given power budget, designers should aim at the following: 1) spending equal power on the loop and the VCO; and 2) setting the loop bandwidth such that the loop and the VCO equally contribute to the total jitter. In such an optimized PLL, the minimum jitter is independent of the reference frequency and output frequency for a given power budget. Based on these insights, a benchmark FOM for PLL designs (FOM PLL ) has been proposed. It can be used to compare various PLL designs in applications where jitter is important. Moreover, system designers can use it to predict and tradeoff jitter and power during system-level design.
